Abstract Analog-to-Digital Converters (ADCs) 
Introduction
Recent achievements in modern semiconductor processing technologies are enabling engineers to design devices and systems in a more complex, yet economically and efficiently way. Among them, data converters, including Analog-to-Digital Converters (ADCs) and Digital-toAnalog Converters (DACs) are one of the most widely used devices, as they bridge the gap between analog domain and digital world of signal processing, computing and data processing systems. The performance of data converters has also been increasing with developments in semiconductor technology. However, this increase in performance of high precision data converters has introduced several significant challenges for testing and characterization [1] [2] [3] [4] [5] .
Little has changed in the conventional ADC testing over the past decades. A decent and accurate test result relies on good signal generators, clock generators as well as minimal data processing by computers. As the performance of ADCs becomes better and better, it is becoming more challenging to economically procure high precision test instruments to perform conventional tests. In parallel with this challenge is the dramatic increase in the cost of testing, as the cost of high precision test instruments has also increased dramatically. Therefore, there is an imminent need to develop new test solutions that can reduce the test cost by using less precise measurement setups to accurately test high performance ADCs.
In the IEEE standard for Digitizing Waveform Recorders [6] , and IEEE standard for Terminology and Test Methods for Analog-to-Digital Converters [7] , there are several recommendations in order to perform accurate testing of ADCs:
1. Spectral purity of input signal to be 3~4 bits more pure than ADC under test.
2. The signal should be sampled coherently. 3 . The input signal range should be only slightly lower than the ADC input range. 4 . The total number of sampled points should be sufficiently high.
5. The sampling clock should have relatively low level of jitter.
Another commonly practiced method is to make the data length as a power of 2. This is to make the Fast Fourier Transform (FFT) more efficient.
Production test of ADC is performed to examine if the device meets a set of design specifications or performance requirements. ADCs are usually tested for linearity or static performance such as Differential Nonlinearity (DNL), Integral Nonlinearity (INL), etc. And they are also tested for dynamic or spectral performance such as Signal to Noise Ratio (SNR), Total Harmonic Distortion (THD), Spurious Free Dynamic Range (SFDR), etc [2, 8] .
In this paper, several new algorithms are developed to relax these stringent test requirements imposed by conventional test. They are described in the following sections.
Accurate Spectral Testing with NonCoherent Sampling
In this section, several algorithms are developed to resolve the non-coherent sampling issue on the spectral testing. Achieving coherent sampling is one of the major bottlenecks in performing spectral testing. To achieve coherent sampling, the sampled periods must be exactly integer, so that after the FFT, it is assured that the signal power is contained within one FFT bin, and the clean spectrum with fundamental, offset, distortions and noise can be observed. This means that the input frequency has to be carefully selected and precisely controlled, which will involve high accuracy signal generators, high accuracy frequency synthesizers or Phase Locked Loops (PLLs). Moreover, in BIST solutions, it is impractical to achieve coherent sampling as these precision test circuits cannot be economically designed on-chip. If the signal is noncoherently sampled, spectrum leakages will be observed from the spectrum, which covers the true harmonic and noise bins near fundamental, and leads to erroneous test results. State of the art methods such as windowing [9] [10] and four parameter sine fitting [11] [12] [13] have their advantages, but also suffer several drawbacks, as well as other methods in the literature, such as filter bank method [14] , interpolating DFT method [15] [16] , 2-D FFT method [17] , etc. Therefore, several new algorithms are developed in this section to resolve the non-coherent sampling issue and recover the accurate test results given different fields of application.
Signal with large distortions
In this subsection, several new algorithms [18] [19] [20] are developed to resolve the issue of non-coherent sampling in a single tone test, especially when the non-coherently sampled signal has large distortion. The proposed algorithm iteratively identifies and removes estimated fundamental & harmonics to avoid leakage overlapping effect, which is validated to be accurate and time efficient. The general steps of the proposed algorithms are shown in Figure 1 . Figure  1 (1) shows the original non-coherently sampled spectrum with large distortions. Figure 1(2) is the initial estimation of the fundamental, the estimation is inaccurate due to leakages from harmonic bins. In Figure 1(3) , initial estimated fundamental is removed, but the fundamental bin could still have leakage residue left. Figure 1(4) shows the initial estimation of harmonics. In Figure 1 (5), the initial estimated harmonics are removed, then the fundamental can be more accurately estimated without the influence from harmonic leakages, which can be seen from Figure 1 (6) . In Figure 1(7) , the re-estimated fundamental is removed, leaving only harmonics to be estimated. After that, the harmonics can also be more accurately estimated in Figure  1 (8) . Finally the accurate spectrum can be constructed in Figure 1 (9) . Three different versions of proposed algorithms are verified by both simulation and measurement results. One representative measurement result is shown in Figure 2 . All three proposed algorithms matched well with the reference, which is coherent sampled. Furthermore, extensive simulations has been conducted given various level of the distortions in the test signal purity. Comparisons were made with previous FIRE algorithm [21] , shown in Figure 3 , the proposed algorithms are capable of estimating signal harmonics power accurately, with estimation error within the error bound. All of these have demonstrated their accuracy and robustness against any levels of noncoherency and harmonic distortions. These algorithms are readily available for bench test, characterization test and onchip implementations, to eliminate the need for coherent sampling. 
Multi-tone application
Multi-tone test has gained popularity among nowadays test methods, as it offers flexibility in characterizing systems whose nonlinearities vary over signal frequency, which can be impractical to test using single tone test. For multi-tone, non-coherent sampling is the major issue in performing accurate spectral testing, since precise control over each of the test tone frequency is very challenging to achieve, and such control may not be possible for on-chip testing.
In this section, a new algorithm has been developed to serve multi-tone application [22] . Since multiple fundamentals leakages are presented at output, they are estimated by closed by closed form formula simultaneously, and then newton method is performed to obtained more accurate estimation of the fundamentals. By removing these noncoherent fundamentals, and replacing with coherent ones, accurate spectral test results can be obtained. This algorithm has been verified by extensive simulation and measurement results, and one of measurement result is shown in Figure 4 and Table 1 , as SNR, THD and Intermodulation (IMD) matched well with the reference. It offers alternative solutions to eliminate the need for coherent sampling for multi-tone test. 
Low-Cost Ultra-Pure Sine Wave Generation
As data acquisition systems' performance continues to increase, so does the need for a test and characterization solution to have an input test signal with purity that exceeds what is currently available in state of the art instrument. In section I, the IEEE standards address the input purity needs to be 3~4 bits better than ADC under test. This has become increasingly challenging to meet as ADC performance improved dramatically. In the indusrty, several precision instruments are available to generate high purity test signal, including Audio Precision Apx series, Data Converter Test Module (DCTM), etc. These test instruments, though accurate, are large and extremely costly, which limit their practical usage in standard labs. Many researcher have also proposed their ways of generating high purity sine wave [24] [25] [26] [27] . However, their drawbacks and limitations have led to a new approach [28] [29] . This section presents this new method for generating ultra-pure sine wave that can be used in such applications. The test setup is described in Figure 5 .
The pure sine wave is generated by readily available DACs with distortions that could be thousands time worse than the required system purity. Readily available ADC with similar linearity as the DAC is used to measure the distortions generated by the DAC. Innovative algorithm is used to iteratively remove distortions present in the generated sine wave.
Simulation result in Figure 6 and 7 verified the proposed algorithm by generating a -140dB ultra-pure sine wave using two DACs and an ADC with -85dB THD. A test board has been designed and measurement results in Figure  8 and Table 2 demonstrated that generated sine wave has the high purity that is capable of testing an ADC with THD of -120dB accurately. The proposed algorithm can also tolerate any level of non-coherency, making it robust against non-coherent sampling. The main advantage of this algorithm is that it performs in-situ calibration and generates an ultra-pure sine wave using low-cost DACs and ADCs, which can calibrate any test environment changes. It can be utilized in various high precision circuitry and systems with much lower test setup cost. 
Accurate Spectral Testing with Arbitrary Non-coherency in Sampling and Simultaneous Drifts in Amplitude and Frequency
In addition to the non-coherent sampling addressed in section 2, maintain stationary test environment is another challenging task for high precision spectral testing. The nonstationary test environment could be due to: changes in the test environment's temperature, humidity, power supply variation, electronic instrumentation aging and so on. It is challenging and expensive to maintain a stationary test environment for high precision ADC testing, and it is even more challenging for on-chip BIST solutions. If there is even a small amount of drift in the test signal, spectral leakages will show up at the ADC output spectrum, which cannot be removed by conventional algorithms that resolve non-coherent sampling. Although the nonstationary signal has been analyzed and studied for many years [30] [31] [32] [33] [34] [35] , many of the approaches either lack sufficient accuracy or computational efficiency. More importantly, they cannot be used when the spectral leakage is caused by not only signal drift, but also by non-coherent sampling. This section proposes a novel algorithm that relaxes the requirements of precise control over source amplitude & frequency, and of the need to achieve coherent sampling [36] . The algorithm divides the output data into small segments, as illustrated in Figure 9 , which approximates the drift amplitude and frequency by a best fit line, and estimates drifting fundamental via Newton iteration. By removing the estimated drift fundamental and replacing with a coherent, non-drift fundamental in time domain, accurate spectral results can be achieved. The detailed discussion in [36] provided guidelines for appropriate selection of segment length, along with detailed error analysis.
Various simulation results have validated the accuracy of proposed algorithm. The proposed algorithm is capable of Figure 10 : ADC output (fin=4.17kHz) spectrum using different algorithms tolerating various test condition variations such as any level of non-coherency, a wide input frequency range and different numbers of segmentations. In addition, several measurement results from different ADCs have verified the accuracy of the proposed algorithm, one result in Figure 10 and Table 3 showed that the proposed algorithm is capable of achieving accurate test result of an 18 bit high precision ADC, with non-coherent sampling and amplitude/frequency drift. Such algorithm relaxes the conventional test requirement such as precise control over source frequency and amplitude, which dramatically reduces the test setup complexity and cost.
Accurate Linearity Testing Using Low Purity Stimulus Robust Against Flicker Noise
Accurately characterizing linearity performance of the precision ADCs has been a challenging task for many years, as providing input signals whose purity is beyond ADC under test becomes harder and harder as the ADC performance becomes better. Previously, a Stimulus Error Identification and Removal (SEIR) algorithm [37] was proposed to resolve such issue, using two nonlinear ramps, with a constant offset in between. However, the SEIR algorithm is vulnerable to flicker noise inherited in the input signals. Since flicker noise is slowly changing over sampling time, the sampled flicker noise in nearby consecutive points are therefore very close to each other. With multiple hits per ADC code, the nearby points will fall into the same code. As the flicker noise tends to accumulate over time, the sampled flicker noise in the same code will accumulate, and cause a drift in the constant offset between ramps, which leads to erroneous ADC linearity test result even with small amount of flicker noise, with INL estimation error to be more than 10 LSBs from Figure 11 .
This section proposes two novel algorithms that eliminate the influence of flicker noise, and accurately obtain the linearity performance of ADC under test [38] [39] . Using only -40 to -70dB purity sinusoidal signals, or zero order interleaved nonlinear ramps as shown in Figure 12 , the proposed algorithms are much easier to implement. It can tolerate the influence of flicker noise, and achieve high accuracy, the estimation error is in the similar level when a pure sinusoidal is used to test the same ADC. This is due to the reason that: at each ADC code, the samples are from different period, the sampled flicker noise will be different thanks to the interleaving and periodical nature of sine wave. As a result, the noise will be less accumulated compared with previous SEIR case. The proposed algorithms are analyzed in detail and comparisons are made between previous SEIR algorithm. The effectiveness and robustness of the proposed algorithms against flicker noise are verified through various simulations. One set of results are shown in Figure 13 , where the same ADC is tested using the proposed algorithms, and they achieved the estimation error of less than 1 LSB. The proposed algorithms help reduce the production test cost, and simplify the test setup for high performance ADC linearity test, which is suitable for costeffective on-chip implementation. 
Accurate DAC-ADC Co-testing and Predistortion for DAC Linearization
There are many cases when there are both DAC and ADC present in the integrated systems. When there are, it could be of great advantage to be able to use both of these together to be able to test the characteristics of the ADC as well as the DAC, without any extra test stimulus or instruments. If DAC is used as the test stimulus to the ADC, its performance, or linearity, needs to be 3-4 bits better than ADC itself. This is because the DAC's nonlinearity will be at the same relative level as the ADC's, the resulting spectrum of the ADC output will include the extra distortions coming from the DAC as well as those generated by the ADC under test. Similarly, for the DAC under test, an ADC with much better performance is needed to sample the DAC output, such that the ADC nonlinearity is negligible and the DAC performance can be captured accurately. However, it is evident that both ADC and DAC performance cannot be evaluated simultaneously, without any extra high precision test instruments. With the aid of two proposed algorithms, the linearity information of both DAC and ADC in the system can be simutaneously obtained. Moreover, the estimated DAC linearity information can be used to generate pre-distortion code to the DAC, and leads to a significantly improved linearity at DAC output, which can also be called DAC linearization.
In the past, there are many studies regarding this issue [40] [41] [42] . Yet none of them worked out well in this application. With respect to pre-distortion, there are also many studies [24] [25] [43] [44] , mostly via Arbitrary Waveform Generator (AWG). However, the previous studies suffer several drawbacks to generate cost-effective high purity test stimulus like sine waves, and no previous studies are available for embedded applications where no accurate instruments are available to measure the DAC distortions and no accurate signal sources are available to test a measurement device (ADC) either. In this section, the proposed algorithms are the first attempt at characterizing both DAC and ADC at one test [45] [46] . Then using this nonlinear DAC to generate a high purity sine wave or ramp for accurate testing applications by using pre-distortion.
Extensive simulation and measurement results have verified the accuracy and robustness of the proposed algorithm, both DAC and ADC linearity information can be estimated accurately under various test conditions. One set of INL results from DAC & ADC with smooth nonlinearity are shown in Figure 14 and 15, using the proposed algorithm 1, it is capable of estimating both ADC and DAC INLs accurately. Another set of results of SAR ADC and R-2R DAC are shown in Figure 16 and 17, with segmented nonlinearities. By using the proposed algorithm 2, the INLs of the DAC and ADC can also be accurately estimated.
In addition, the dynamic range of the DAC output has been improved more than 20dB after the pre-distortion. The measurement results from the custom designed board also also demonstrated that the DAC-ADC on board can be accurately estimated, the pre-distorted DAC output has a significant improvement in its distortion performance, as shown in Figure 18 and Table 4 . The proposed algorithms have no requirement on resolution, or performance of the ADC and DAC. No precision devices or high quality filters are needed in the system, and readily available DAC and ADC with nonlinearities that are much worse than the required system linearity can be used, whose nonlinearities will not impact the performance of the DAC linearization via pre-distortion. With its low cost test setup, it can serve multiple purposes such as generating high purity sine wave and ramp for high accuracy applications, and for accurate testing of data converters.
Accurate Spectral Testing with Nonlinear Source for Multi-Tone
As addressed before, to obtain a high purity input source for accurate testing of ADC is crucial and challenging. It is even challenging for multi-tone testing, as every tone needs to be generated at high purity level, so that both harmonics and intermodulation are small. For example, an input signal with a THD/IMD of about 115dB would be required in order to test a 16-bit ADC with a THD of 95dB. This is extremely difficult to achieve as either the source at this performance is not available or it is costly to bring in equipment from outside of the system to be able to generate the accurate test. Therefore, either extra design effort will have to be made to create a signal generator for test, or a high quality signal generator from off chip will have to be used to be able to provide the test signal needed. Neither of these choices are attractive options as they both increase the cost of test.
Previously, many approaches were focus on generating high purity input signal to test the continuously higher performance ADCs [23] [24] [25] [26] [27] [28] [29] [43] [44] [45] [46] . Here a different approach is taken: to reduce the input signal requirement, especially for sine waves that are typically used for ADC spectral testing. Similar to the approach in [42] , the proposed algorithm extended its idea to multi-tone, where not only the harmonics, but also the intermodulation needs to be considered. The proposed algorithm is illustrated in Figure 19 . The proposed algorithm allows a low purity source to test a high performance ADC, the input multi-tone signal could have much worse THD than ADC under test.
Then the nonlinear multi-tone signal will pass through two different filters, respectively. Then two filters output will be sampled by the ADC under test. Since the filters create different amplitude and phase shift for multi-tone signal at different frequencies, by identifying the fundamental frequencies at ADC output, the different orders of harmonics and intermodulation frequencies can be obtained, their amplitude/phase shift can be estimated if the filter transfer function can be obtained. As for two filters, simple RR RC filters can serve such purpose, which is costeffective and easy to design. At two ADC outputs, given the relationships of the source harmonics/intermodulation with ADC's, they can be separated from the ADC harmonics /intermodulation, and hence the correct ADC harmonics /intermodulation and noise information can be estimated.
Extensive simulations have first validated the accuracy of the proposed algorithm, for single-tone, 2-tone and to 5-tone. One set of result is shown in Figure 20 and Figure 21 . After using the proposed algorithm with the same lowpurity source, it removed the source distortions, which are lumped together with ADC distortions in Figure 20 (green). And the spectrum matched well with the reference. The proposed algorithm comes with easy, cost-effective test setup, and has no requirement on ADC itself, nor the purity on the source, making it suitable for cost-effective high precision spectral testing or BIST solutions. Furthermore, it can be combined with pre-distortion, to further relax the linearity requirement, and implement DAC linearization.
Multi-tone Sine Wave Generation Achieving Minimum PAPR
Multi-tone signals have been widely used in various applications. One of the bottleneck is how to maximize the signal power given certain peak range, namely achieving the minimum Peak-to-Average Power Ratio (PAPR). In this section, a novel strategy is proposed to achieve the minimum PAPR for multi-tone sine waves [47] . By properly selecting each tone's frequency and initial phase, the multi-tone sine waves can achieve the minimum amplitude while maintaining the total signal power, without power loss during signal generation. It is rigorously proved that the proposed method can achieve the theoretical minimum of PAPR. Extensive simulation results for various cases are presented that validated the desired property of the generated waveform. Guidelines are given for practical implementation of the multi-tone sine waves such as for signal and system spectral testing, maximizing power amplifier (PA) transmission efficiency, multi-career transmission, orthogonal frequency-division multiplexing (OFDM) and other wireless communication systems.
In the past, many methods have been proposed to deal with the PAPR issue [48] [49] [50] [51] [52] . In the application of OFDM, some use amplitude clipping and filtering, coding, tone reservation and tone injection are also used to reduce PAPR; the selected mapping (SLM) and partial transmit sequences (PTS) are also used. Based on [48] [49] , these methods are all capable of reducing PAPR, but at the cost of data rate loss, increasing computational complexity, average power increase, etc. Currently, one of the widely used approach is to vary the phase form 0 to 360 degree between adjacent single tones [50] , and it is recommended to vary the tone phases randomly. This approach has been adopted for many years and been used by many researchers and engineers. But it is very time consuming, especially with more number of tones. Therefore, a new method is necessary and important to find optimal PAPR for multi-tone sine waves.
The proposed method targets the discrete multi-tone sine waves, as most of the signals used in AWGs and Automatic Test Equipment (ATE) are digitized or sampled signal. For given L number of tones, by properly selecting each tone's frequency and the initial phase, the generated multi-tone sine wave is capable of reaching the theoretical minimum peak value of L . Moreover, there are many choices in selecting the appropriate frequency and initial phase by the proposed method, which offers flexibility and fast processing time in generating such signals. Some examples are shown in Figure 22 -24, both time domain and frequency domain spectrum validated the effectiveness of the proposed method.
Conclusions
In this paper, several algorithms were proposed that relaxed some of the most stringent requirements on data converter testing. Unlike to conventional testing that require precision test instruments, the proposed algorithms utilize the readily available devices and cost-effective test setup, and achieve the same accuracy or beyond compared with conventional test. Many of these algorithms have been validated by extensive simulation and measurement results, and demonstrated their accuracy as well as robustness against various test conditions. Moreover, the proposed algorithms have no requirement on structure, resolution or performance of the data converters, which offers much more flexibility in the real production and characterization testing of data converters. These algorithms provide an enabling technology for cost-effective testing of high precision data converters or systems, and offer potential chip-level implementation of BIST capability.
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